The effect of process-induced voids on the durability of Sn–Pb and Pb-free solder interconnects in electronic products is not clearly understood. Experimental studies have provided conflicting ambiguous conclusions, showing that voids may sometimes be detrimental to reliability, but they may sometimes even increase the reliability of joints, depending on the size and location. Because of the higher level of process-induced voids in Pb-free solders, this debate is more intensified in Pb-free joints. This study presents finite element analysis (FEA) of the influence of void size, location, and spacing on the durability of Pb-free solders. A three-dimensional, global-local, viscoplastic FEA is conducted for a CTBAG132 assembly under thermal cycling. The displacement result of the global FEA at the top and bottom of the critical ball is used as the boundary condition in a local model, which focuses on the details of a single ball of the CTBGA package under temperature cycling. Parametric study is conducted to model a solder ball with voids of different sizes and locations. The maximum void area fraction modeled is from 1% to 49% of the ball area. An energy-partitioning model for cyclic creep-fatigue damage is used to estimate the damage and to monitor the trends as the size and location of voids are varied. Potential sites for maximum damage and crack initiation are identified. FEA results show that as void size increases up to about 15% of the area fraction of the ball, durability increases. For voids bigger than that, the durability starts to decrease. This study also confirms that as voids are located closer to the damage initiation site and the propagation path, their lifespan decreases.

1.
Lau
,
J.
, and
Erasmus
,
S.
, 2002, “
Effect of Voids on Bump Chip Carrier (BCC++) Solder Joint Reliability
,”
IEEE Electronic Components and Technology Conference
, May, pp.
992
1000
.
2.
Sharma
,
P.
, and
Dasgupta
,
A.
, 2002, “
Micro-Mechanics of Creep-Fatigue Damage in Pb-Sn Solder Due to Thermal Cycling, Part I: Formulation
,”
ASME J. Electron. Packag.
1043-7398,
124
(
3
), pp.
292
297
.
3.
Lee
,
N. C.
, 2002,
Reflow Soldering Processes and Troubleshooting SMT, BGA, CSP, and Flip Chip Technologies
,
Newnes
,
Boston
.
4.
Herzog
,
Th.
,
Wolter
,
K. J.
, and
Poetsch
,
F.
, 2003, “
Investigation of Void Formation and Shear Strength of Sn42Bi58 Solder Joints for Low Cost Application
,”
Proceedings of the 53rd Electronic Components and Technology Conference
,
New Orleans
, May, pp.
1738
1745
.
5.
Liu
,
S.
, and
Mei
,
Y. H.
, 1994, “
Effects of Voids and Their Interactions on SMT Solder Joint Reliability
,”
Soldering Surf. Mount Technol.
0954-0911,
18
, pp.
21
28
.
6.
Huang
,
B.
,
Dasgupta
,
A.
, and
Lee
,
N. C.
, 2004, “
Effect of SAC Composition on Soldering Performance
,”
IEEE SEMI International Electronic Manufacturing Technology Symposium
,
Piscataway
,
NJ
, pp.
45
55
.
7.
Stafstorm
,
E.
,
Singer
,
A.
,
McLenaghan
,
J.
, and
Nishu
,
K.
, 2003, “
Reducing Solder Voids With Copper Filled Microvias
,”
Circuits Assem.
1054-0407,
14
(
4
), pp.
22
24
.
8.
Yunus
,
M.
,
Primavera
,
A.
, and
Srihari
,
K.
, 2003, “
Effect of Voids on the Reliability of BGA/CSP Solder Joints
,”
Microelectron. Reliab.
0026-2714,
43
(
12
), pp.
2077
2086
.
9.
Kim
,
D. S.
,
Yu
,
K.
, and
Shinutani
,
T.
, 2004, “
Effect of Void Formation on Thermal Fatigue Reliability of Lead-Free Solder Joints
,”
The Ninth Intersociety Conference on Thermal and Thermo-mechanical Phenomena In Electronic Systems
,
Las Vegas
,
NV
, June 1–4, Vol.
2
, pp.
325
329
.
10.
Zhu
,
W. H.
,
Stoecki
,
S.
,
Pape
,
H.
, and
Gan
,
S. L.
, 2003, “
Comparative Study on Solder Joint Reliability Using Different FE Models
,”
IEEE Electronic Packaging Technology Conference
, pp.
687
694
.
11.
Harrison
,
M. R.
Vincent
,
J. H.
, and
Steen
,
H. A. H
, 2001, “
Lead Free Reflow Soldering for Electronic Assemblies
,”
Soldering Surf. Mount Technol.
0954-0911,
13
(
3
), pp.
21
38
.
12.
Li
,
L.
,
Rao
,
Y.
, and
Lin
,
J.
, 2001, “
Pb Free Solder Paste Reflow Window Study for Flip-Chip Wafer Bumping
,”
Proceedings of the International Symposium and Exhibition on Advanced Packaging Materials Processes, Properties and Interfaces
, pp.
112
118
.
13.
Dasgupta
,
A.
,
Oyan
,
C.
,
Barker
,
D.
, and
Pecht
,
M.
, 1992, “
Solder Creep-Fatigue Analysis by an Energy-Partitioning Approach
,”
ASME J. Electron. Packag.
1043-7398,
114
(
2
), pp.
152
160
.
14.
Darveaux
,
R.
, and
Banerji
,
K.
, 1992, “
Constitutive Relation for Tin-Based Solder Joints
,”
IEEE Trans. Compon., Hybrids, Manuf. Technol.
0148-6411,
15
(
6
), pp.
1013
1024
.
15.
Pang
,
J. H. L.
, and
Chong
,
D. Y. R.
, 2001, “
Flip Chip on Board Solder Joint Reliability Using 2-D and 3-D FEA Models
,”
IEEE Trans. Adv. Packag.
1521-3323,
24
(
4
), pp.
499
506
.
16.
Zhang
,
Q.
, and
Dasgupta
,
A.
, 2005, “
Systematic Study on Thermo-Mechanical Durability of Pb-Free Assemblies: Experiments and FE Analysis
,”
ASME J. Electron. Packag.
1043-7398,
127
(
4
), pp.
415
429
.
You do not currently have access to this content.